



CSS ALib **Pch Input, Class AB Output Amplifier (Amp_AB_P1E)**

CSS Analog Library

General Description

This analog macro cell is a single supply, general purpose operational amplifier. It contains a folded cascode, P_{CH} differential input stage and a class AB output stage. The common mode input range extends from GND to ($V_{POS} - 0.8V$). The output stage is capable of driving off-chip loads of $1K\Omega$ and $50pF$. The amplifier is internally compensated and is unity gain stable. An “Enable” input is included to allow the amplifier to be placed into a low (\sim zero) power mode.

Features / Specifications

Process: AMI C5 (requires Double Poly & Double Metal)

Temperature range: $0^{\circ}C$ to $+70^{\circ}C$

Supply Voltage: $2.7V$ to $5.5V$

Supply Current:

Shutdown current $< 10nA$

Active current - $20\mu A$ ($IBias = 1\mu A$)

Active current - $94\mu A$ ($IBias = 5\mu A$)

Active current - $315\mu A$ ($IBias = 25\mu A$)

Common Mode Input Range – GND to ($V_{POS} - 0.8V$)

Gain Bandwidth Product:

~ 0.3 MHz at $IBias = 1\mu A$

~ 1 MHz at $IBias = 5\mu A$

~ 2.5 MHz at $IBias = 25\mu A$

Slew Rate:

~ 0.25 V/us at $IBias = 1\mu A$

~ 1.0 V/us at $IBias = 5\mu A$

~ 5.0 V/us at $IBias = 25\mu A$

Physical Layout Size:

260×70 microns (10×3 mils)

CSS Analog Library

Pin Description

Power Pins

VPOS Positive supply voltage.
VSS Ground.


Control Pins

ENBL “Enable” input - Enables the amplifier when high.

Signal Pins

IB_P Input Bias Current to Pch Mirror
IN_P Non-Inverting input
IN_N Inverting input
AOUT Amplifier output

Simplified Schematic



DC Electrical Specifications (from SPICE)

Operating Conditions:

Temperature Range = +0°C to +70°C (Typical = +25°C)

Parameter	Symbol	Test Conditions	IBias	VPOS = 3.0V			VPOS = 5.0V			Units
				Min.	Typical	Max.	Min.	Typical	Max.	
Supply current (Shutdown)	I_{DDSD}	ENBL = 0, No load	X		< 0.01			< 0.01		μA
Supply current (Active)	I_{DD}	ENBL = 1, No load	1 μA		20			22		μA
		Unity Gain, $V_{IN} = VPOS/2$	5 μA		94			101		μA
			25 μA		316			475		μA
Input bias current (V_{IN+}, V_{IN-})	I_{IB}	$0V < V_{IN} < VPOS$	X		< 1			< 1		pA
Common Mode Input Range	V_{CMR}	Unity Gain, $R_L = 1M\Omega$	1 μA	0		2.12	0		4.08	V
		$ V_{IN} - V_{OUT} < 1mV$	5 μA	0		2.10	0		4.05	V
			25 μA	0		2.10	0		4.02	V
Input Offset Voltage	V_{IOS}	Unity Gain, $V_{IN} = VPOS/2$	1 μA		80			195		μV
		$R_L = 1M\Omega$	5 μA		40			100		μV
		No device mismatch	25 μA		30			70		μV
High Level Output Voltage	V_{OH}	Gain = 2.0, $V_{IN} = VPOS/2$	1 μA		2.82			4.89		V
		$I_{OH} = -0.5mA$	5 μA		2.82			4.89		V
			25 μA		2.80			4.89		V
Low Level Output Voltage	V_{OL}	Unity Gain, $V_{IN} = 0V$	1 μA		0.20			0.12		V
		$I_{OH} = 0.5mA$	5 μA		0.20			0.12		V
			25 μA		0.20			0.12		V
Differential Voltage Gain (DC)	A_{VIO}	$V_{IN} = VPOS/2$	1 μA		148			134		dB
		$R_L = 1M\Omega$	5 μA		140			140		dB
			25 μA		131			133		dB
Common Mode Rejection Ratio (DC)	V_{CMRR0}	Unity Gain, $V_{IN} = VPOS/2$	1 μA		-104			-102		dB
		$R_L = 1M\Omega$	5 μA		-110			-113		dB
			25 μA		-90			-132		dB
Power Supply Rejection Ratio (DC)	V_{PSRR0}	Unity Gain, $V_{IN} = VPOS/2$	1 μA		-85			-85		dB
		$R_L = 1M\Omega$	5 μA		-90			-90		dB
			25 μA		-98			-92		dB

Table 1A

AC Electrical Specifications (from SPICE)

Operating Conditions:

Temperature Range = +0°C to +70°C (Typical = +25°C)

Parameter	Symbol	Test Conditions	IBias	VPOS = 3.0V			VPOS = 5.0V			Units
				Min.	Typical	Max.	Min.	Typical	Max.	
Turn-On Time ENBL = 0 to 1	t_{ON}	Unity Gain, $V_{IN} = V_{POS}/2$ $R_L = 1M\Omega$, $C_L = 50pF$ $ V_{IN} - V_{OUT} < 0.1\%$	1 μA	10.8			14.5			μs
			5 μA	3.1			3.7			μs
			25 μA	1.2			1.1			μs
Turn-Off Time ENBL = 1 to 0	t_{OFF}	Unity Gain, $V_{IN} = V_{POS}/2$ $R_L = 1M\Omega$, $C_L = 50pF$ $IDD < 1 \mu A$	1 μA	< 0.1			< 0.1			μs
			5 μA	< 0.1			< 0.1			μs
			25 μA	< 0.1			< 0.1			μs
Gain Bandwidth Product	AV_{BWP}	$V_{IN} = V_{POS}/2$ $R_L = 1M\Omega$, $C_L = 50pF$	1 μA	0.33			0.33			MHz
			5 μA	1.1			1.1			MHz
			25 μA	2.5			2.7			MHz
Phase Margin	Φ_M	$V_{IN} = V_{POS}/2$ $R_L = 1M\Omega$, $C_L = 50pF$	1 μA	58			60			degrees
			5 μA	51			52			degrees
			25 μA	43			52			degrees
Gain Bandwidth Product	AV_{BWP}	$V_{IN} = V_{POS}/2$ $R_L = 1M\Omega$, $C_L = 10pF$	1 μA	0.36			0.36			MHz
			5 μA	1.25			1.25			MHz
			25 μA	3.25			3.25			MHz
Phase Margin	Φ_M	$V_{IN} = V_{POS}/2$ $R_L = 1M\Omega$, $C_L = 10pF$	1 μA	76			77			degrees
			5 μA	74			74			degrees
			25 μA	72			78			degrees
Differential Voltage Gain	A_{V1}	$V_{IN} = V_{POS}/2$ at 10 kHz $R_L = 1M\Omega$, $C_L = 50pF$	1 μA	31			31			dB
			5 μA	42			42			dB
			25 μA	50			50			dB
Common Mode Rejection Ratio	V_{CMRR}	Unity Gain $V_{IN} = V_{POS}/2$ at 10 kHz $R_L = 1M\Omega$, $C_L = 0pF$	1 μA	-31			-31			dB
			5 μA	-42			-42			dB
			25 μA	-50			-50			dB
Power Supply Rejection Ratio	V_{PSRR}	Unity Gain, $V_{IN} = V_{POS}/2$ at 10 kHz $R_L = 1M\Omega$, $C_L = 0pF$	1 μA	-37			-38			dB
			5 μA	-48			-49			dB
			25 μA	-57			-57			dB

Table 1B

CSS Analog Library

AC Electrical Specifications (from SPICE)

Operating Conditions:

Temperature Range = +0°C to +70°C (Typical = +25°C)

Parameter	Symbol	Test Conditions	IBias	VPOS = 3.0V			VPOS = 5.0V			Units
				Min.	Typical	Max.	Min.	Typical	Max.	
Positive Slew Rate C _L = 50pF	SR _P	Unity Gain, R _L = 1MΩ V _{IN} = 0.5V to 1.5V, VDD = 3V V _{IN} = 1.5V to 2.5V, VDD = 5V	1 μA	0.23			0.23			V/μs
			5 μA	1.1		1.15			V/μs	
			25 μA	5.3		5.4			V/μs	
Negative Slew Rate C _L = 50pF	SR _N	Unity Gain, R _L = 1MΩ V _{IN} = 1.5V to 0.5V, VDD = 3V V _{IN} = 2.5V to 1.5V, VDD = 5V	1 μA	0.23			0.23			V/μs
			5 μA	1.2		1.2			V/μs	
			25 μA	5.2		5.8			V/μs	
Positive Slew Rate C _L = 10pF	SR _P	Unity Gain, R _L = 1MΩ V _{IN} = 0.5V to 1.5V, VDD = 3V V _{IN} = 1.5V to 2.5V, VDD = 5V	1 μA	0.22			0.23			V/μs
			5 μA	1.1		1.15			V/μs	
			25 μA	5.6		5.7			V/μs	
Negative Slew Rate C _L = 10pF	SR _N	Unity Gain, V _{IN} = 1.5V to 0.5V V _{IN} = 1.5V to 0.5V, VDD = 3V V _{IN} = 2.5V to 1.5V, VDD = 5V	1 μA	0.23			0.24			V/μs
			5 μA	1.2		1.2			V/μs	
			25 μA	5.7		5.8			V/μs	
Total Response Time C _L = 50pF	t _s	Unity Gain, V _{STEP} = ±1V R _L = 1MΩ V _{IN} - V _{OUT} < 0.1%	1 μA	7.6			5.6			μs
			5 μA	2.5		2.0			μs	
			25 μA	1.0		0.7			μs	
Total Response Time C _L = 10pF	t _s	Unity Gain, V _{STEP} = ±1V R _L = 1MΩ V _{IN} - V _{OUT} < 0.1%	1 μA	5.4			5.4			μs
			5 μA	1.3		1.3			μs	
			25 μA	0.37		0.33			μs	

Table 1C

CSS Analog Library

Typical Characteristics (from SPICE)

Table of Charts (VPOS = 2.5V to 5.5V)

Parameter	Symbol	Test Conditions	Secondary Parameters	PDF File
Supply Current (normalized)	I_{DD}	Unity Gain, No Load, $V_{IN} = VPOS/2$	vs. VPOS & IBias	Amp_AB_P1_IDDvsVPOS
High Level Output Current	I_{OH}	Gain = 2.0, $V_{IN} = VPOS/2$, $V_{out} = VPOS - 0.1V$	vs. VPOS	Amp_AB_P1_ISOURCEvsVPOS
Low Level Output Current	I_{OL}	Unity Gain, $V_{IN} = 0V$, $V_{out} = 0.1V$	vs. VPOS	Amp_AB_P1_ISINKvsVPOS

Table 2A

Table of Charts (VPOS = 3V)

Parameter	Symbol	Test Conditions	Secondary Parameters	PDF File
Supply Current	I_{DD}	Unity Gain, No Load	vs. V_{IN} & IBias	Amp_AB_P1_IDDvsVIN_3V
Input Voltage Range	V_{CMIR}	Unity Gain, IBias = 1 μ A, $R_L = 1K, 10K, 100K$ & 1M Ω	vs. V_{IN} & IBias	Amp_AB_P1_VOUTvsVIN_RL_3V
Input Offset Voltage (ideal)	V_{IOS}	Unity Gain, $R_L = 1M\Omega$, No FET mismatch	vs. V_{IN} & IBias	Amp_AB_P1_VIOSvsVIN_3V
High Level Output Voltage	V_{OH}	Gain = 2.0, $V_{IN} = VPOS/2$	vs. I_{out} & IBias	Amp_AB_P1_VOHvsIOUT_3V
Low Level Output Voltage	V_{OL}	Unity Gain, $V_{IN} = 0V$	vs. I_{out} & IBias	Amp_AB_P1_VOLvsIOUT_3V
Output Impedance	Z_{OUT}	Unity Gain, $V_{IN} = VPOS/2$	vs. Frequency & IBias	Amp_AB_P1_ZOUTvsFREQ_3V
Power Supply Rejection Ratio	PSRR	Unity Gain, $V_{IN} = VPOS/2$, $R_L = 1M\Omega$	vs. Frequency & IBias	Amp_AB_P1_PSRvsFREQ_3V
Common Mode Rejection Ratio	CMRR	Unity Gain, $V_{IN} = VPOS/2$, $R_L = 1M\Omega$	vs. Frequency & IBias	Amp_AB_P1_CMRRvsFREQ_3V
Differential Voltage Gain & Phase	A_V & Φ_M	$V_{IN} = VPOS/2$, $R_L = 1M\Omega$, $C_L = 50pF$	vs. Frequency & IBias	Amp_AB_P1_GAINvsFREQ_3V_50pF
Differential Voltage Gain & Phase	A_V & Φ_M	$V_{IN} = VPOS/2$, $R_L = 1M\Omega$, $C_L = 10pF$	vs. Frequency & IBias	Amp_AB_P1_GAINvsFREQ_3V_10pF
Large Signal Step Response	SR & t_s	Unity Gain, $V_{STEP} = \pm 1V$, $R_L = 1M\Omega$, $C_L = 50pF$	vs. IBias	Amp_AB_P1_LgSTEPvsIBIAS_3V_50pF
Large Signal Step Response	SR & t_s	Unity Gain, $V_{STEP} = \pm 1V$, $R_L = 1M\Omega$, $C_L = 10pF$	vs. IBias	Amp_AB_P1_LgSTEPvsIBIAS_3V_10pF
Small Signal Step Response	SR & t_s	Unity Gain, $V_{STEP} = \pm 1V$, $R_L = 1M\Omega$, $C_L = 50pF$	vs. IBias	Amp_AB_P1_SmSTEPvsIBIAS_3V_50pF
Small Signal Step Response	SR & t_s	Unity Gain, $V_{STEP} = \pm 1V$, $R_L = 1M\Omega$, $C_L = 10pF$	vs. IBias	Amp_AB_P1_SmSTEPvsIBIAS_3V_10pF
Turn On Response	t_{ON}	Unity Gain, $V_{IN} = VPOS/2$, $R_L = 1M\Omega$, $C_L = 50pF$	vs. IBias	Amp_AB_P1_TURNONvsIBIAS_3V_50pF
Turn On Response	t_{ON}	Unity Gain, $V_{IN} = VPOS/2$, $R_L = 1M\Omega$, $C_L = 10pF$	vs. IBias	Amp_AB_P1_TURNONvsIBIAS_3V_10pF

Table 2B

Typical Characteristics (from SPICE)

Table of Charts (VPOS = 5V)

Parameter	Symbol	Test Conditions	Secondary Parameters	PDF File
Supply Current	I_{DD}	Unity Gain, No Load	vs. V_{IN} & IBias	Amp_AB_P1_IDDvsVIN_5V
Input Voltage Range	V_{CMR}	Unity Gain, IBias = 1uA, $R_L = 1K, 10K, 100K$ & $1M\Omega$	vs. V_{IN} & IBias	Amp_AB_P1_VOUTvsVIN_RL_5V
Input Offset Voltage (ideal)	V_{OS}	Unity Gain, $R_L = 1M\Omega$, No FET mismatch	vs. V_{IN} & IBias	Amp_AB_P1_VIOSvsVIN_5V
High Level Output Voltage	V_{OH}	Gain = 2.0, $V_{IN} = VPOS/2$	vs. I_{OUT} & IBias	Amp_AB_P1_VOHvsIOUT_5V
Low Level Output Voltage	V_{OL}	Unity Gain, $V_{IN} = 0V$	vs. I_{OUT} & IBias	Amp_AB_P1_VOLvsIOUT_5V
Output Impedance	Z_{OUT}	Unity Gain, $V_{IN} = VPOS/2$	vs. Frequency & IBias	Amp_AB_P1_ZOUTvsFREQ_5V
Power Supply Rejection Ratio	PSRR	Unity Gain, $V_{IN} = VPOS/2, R_L = 1M\Omega$	vs. Frequency & IBias	Amp_AB_P1_PSRvsFREQ_5V
Common Mode Rejection Ratio	CMRR	Unity Gain, $V_{IN} = VPOS/2, R_L = 1M\Omega$	vs. Frequency & IBias	Amp_AB_P1_CMRRvsFREQ_5V
Differential Voltage Gain & Phase	A_V & Φ_M	$V_{IN} = VPOS/2, R_L = 1M\Omega, C_L = 50pF$	vs. Frequency & IBias	Amp_AB_P1_GAINvsFREQ_5V_50pF
Differential Voltage Gain & Phase	A_V & Φ_M	$V_{IN} = VPOS/2, R_L = 1M\Omega, C_L = 10pF$	vs. Frequency & IBias	Amp_AB_P1_GAINvsFREQ_5V_10pF
Large Signal Step Response	SR & t_s	Unity Gain, $V_{STEP} = \pm 1V, R_L = 1M\Omega, C_L = 50pF$	vs. IBias	Amp_AB_P1_LgSTEPvsIBIAS_5V_50pF
Large Signal Step Response	SR & t_s	Unity Gain, $V_{STEP} = \pm 1V, R_L = 1M\Omega, C_L = 10pF$	vs. IBias	Amp_AB_P1_LgSTEPvsIBIAS_5V_10pF
Small Signal Step Response	SR & t_s	Unity Gain, $V_{STEP} = \pm 1V, R_L = 1M\Omega, C_L = 50pF$	vs. IBias	Amp_AB_P1_SmSTEPvsIBIAS_5V_50pF
Small Signal Step Response	SR & t_s	Unity Gain, $V_{STEP} = \pm 1V, R_L = 1M\Omega, C_L = 10pF$	vs. IBias	Amp_AB_P1_SmSTEPvsIBIAS_5V_10pF
Turn On Response	t_{ON}	Unity Gain, $V_{IN} = VPOS/2, R_L = 1M\Omega, C_L = 50pF$	vs. IBias	Amp_AB_P1_TURNONvsIBIAS_5V_50pF
Turn On Response	t_{ON}	Unity Gain, $V_{IN} = VPOS/2, R_L = 1M\Omega, C_L = 10pF$	vs. IBias	Amp_AB_P1_TURNONvsIBIAS_5V_10pF

Table 2C